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A small-footprint, full surface-mount-
component printed circuit board em-
ploys MOSFET (metal-oxide-semicon-
ductor field-effect transistor) power
switches to switch high currents from
any input power supply from 3 to 30 V. 
High-force shape memory alloy
(SMA) actuators generally require high
current (up to 9 A at 28 V) to actuate.
SMA wires (the driving element of the
actuators) can be quickly overheated if
power is not removed at the end of
stroke, which can damage the wires.
The new analog driver prevents over-
heating of the SMA wires in an actuator
by momentarily removing power when
the end limit switch is closed, thereby
allowing complex control schemes to
be adopted without concern for over-
heating. Either an integral pushbutton
or microprocessor-controlled gate or
control line inputs switch current to the
actuator until the end switch line goes
from logic high to logic low state.
Power is then momentarily removed
(switched off by the MOSFET). The
analog driver is suited to use with nearly
any SMA actuator. 
This work was done by Mark A. Gummin
of Miga Motor Company for Glenn Research
Center. Further information is contained in
a TSP (see page 1).
Inquiries concerning rights for the com-
mercial use of this invention should be ad-
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Road, Cleveland, Ohio 44135. Refer to
LEW-18581-1.
MOSFET Switching Circuit Protects Shape Memory Alloy
Actuators
John H. Glenn Research Center, Cleveland, Ohio 
Multi-rate finite impulse response
(MRFIR) filters are among the essential
signal-processing components in space-
borne instruments where finite impulse
response filters are often used to mini-
mize nonlinear group delay and finite-
precision effects. Cascaded (multi-
stage) designs of MRFIR filters are
further used for large rate change ratio
in order to lower the required through-
put, while simultaneously achieving
comparable or better performance
than single-stage designs. Traditional
representation and implementation of
MRFIR employ polyphase decomposi-
tion of the original filter structure,
whose main purpose is to compute only
the needed output at the lowest possi-
ble sampling rate. 
In this innovation, an alternative rep-
resentation and implementation tech-
nique called TD-MRFIR (Thread De-
composition MRFIR) is presented. The
basic idea is to decompose MRFIR into
output computational threads, in con-
trast to a structural decomposition of the
original filter as done in the polyphase
decomposition. A naïve implementation
of a decimation filter consisting of a full
FIR followed by a downsampling stage is
very inefficient, as most of the computa-
tions performed by the FIR state are dis-
carded through downsampling. In fact,
only 1/M of the total computations are
useful (M being the decimation factor).
Polyphase decomposition provides an al-
ternative view of decimation filters,
where the downsampling occurs before
the FIR stage, and the outputs are
viewed as the sum of M sub-filters with
length of N/M taps. Although this ap-
proach leads to more efficient filter de-
signs, in general the implementation is
not straightforward if the numbers of
multipliers need to be minimized. 
In TD-MRFIR, each thread repre-
sents an instance of the finite convolu-
tion required to produce a single out-
put of the MRFIR. The filter is thus
viewed as a finite collection of concur-
rent threads. Each of the threads com-
pletes when a convolution result (filter
output value) is computed, and acti-
vated when the first input of the convo-
lution becomes available. Thus, the new
threads get spawned at exactly the rate
of N/M, where N is the total number of
taps, and M is the decimation factor.
Existing threads retire at the same rate
of N/M. The implementation of an
MRFIR is thus transformed into a prob-
lem to statically schedule the minimum
number of multipliers such that all
threads can be completed on time.
Solving the static scheduling problem is
rather straightforward if one examines
the Thread Decomposition Diagram,
which is a table-like diagram that has
rows representing computation threads
and columns representing time. The
control logic of the MRFIR can be im-
plemented using simple counters. In-
stead of decomposing MRFIRs into sub-
filters as suggested by polyphase
decomposition, the thread decomposi-
tion diagrams transform the problem
into a familiar one of static scheduling,
which can be easily solved as the input
rate is constant. 
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This technique is used in design automation and in digital circuit design. 
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